This paper will summarize previous work about SystemVerilog [1] UVM [2] transaction recording, transaction modeling and the supporting transaction recording APIs. This discussion will span a wide ...

Adoption of transaction level modeling and the necessary tools for debugging and analysis has been slower than would be expected from growing SOC design sizes and complexities. This paper discusses ...